Saturday, 2 April 2016

NVC - VHDL Compiler


An open source VHDL compiler.

To analyze a files.

nvc -a blah.vhdl tb_blah.vhdl

Bit code generation of workbench.

 nvc -e tb_blah

Simulation of the file. Generate a wave file named data.fst from 0 ns to 50 ns.

nvc -r --wave=data.fst --stop-time=50ns tb_blah

 Viewing the workbench wave file.

 gtkwave data.fst

No comments:

Post a Comment